


FE1.1

USB 2.0 High Speed 4-Port Hub Controller

DATA SHEET

Introduction



It adopts *Multiple Transaction Translator* (MTT) architecture to explore the maximum possible throughput. Six, instead of two, non-periodic transaction buffers are used to minimize potential traffic jamming. The whole design is based on state-machine-control to reduce the response delay time; no micro controller is used in this chip.

To guarantee high quality, the whole chip is covered by *Test Scan Chain* – even on the high speed (480MHz) modules, so that all the logic components could be fully tested before shipping. Special *Build-In-Self-Test* mode is designed to exercise all high, full, and low speed Analog Front End (AFE) components on the packaging and testing stages as well.

Low power consumption is achieved by using $0.18 \,\mu$ m technology and comprehensive power/clock control mechanism. Most part of the chip will not be clocked unless needed.





FEATURES

- Fully compliant with Universal Serial Bus Specification Revision 2.0 (USB 2.0);
 - □ Upstream facing port supports High-Speed (480MHz) and Full-Speed (12MHz) modes;
 - □ 4 downstream facing ports support High-Speed (480MHz), Full-Speed (12MHz), and Low-Speed (1.5MHz) modes;
- Integrated USB 2.0 Transceivers;
- Integrated upstream 1.5KΩ pull-up, downstream 15KΩ pull-down, and serial resisters;
- Integrated 5V to 3.3V and 1.8V regulator.
- Integrated Power-On-Reset circuit;
- Integrated 12MHz Oscillator with feedback resister, and crystal load capacitance;
- Integrated 12MHz-to-480MHz Phase Lock Loop (PLL);
- *Multiple Transaction Translators* (MTT)
 - ☐ One TT for each downstream port;
 - ☐ Alternate Interface 0 for Single-TT, and Alternate Interface 1 for Multiple-TT;
 - □ Each TT could handle 64 periodic Start-Split transactions, 32 periodic Complete-Split transactions, and 6

Data Sheet Rev. 1.11



none-periodic transactions;

- Automatic self-power status monitoring;
 - Automatic re-enumeration when Self-Powered switching to Bus-Powered;
- Board configured options
 - Ganged or Individual Power Control Mode select;
 - ☐ Global or Individual Over-Current

 Detection Mode select;
 - □ Removable or Non-Removable

 Downstream Devices configuration;
- Comprehensive Port Indicators support:
 - ☐ Standard downstream port status indicators (Green and Amber LED control for each downstream port);
 - ☐ Hub active LED support;





BLOCK DIAGRAM




Fig. 1: Block Diagram






PACKAGE I - 48-PIN LQFP

(Body Size: 7x7 mm)

PIN ASSIGNMENT





PACKAGE II - 48-PIN QFN

(Body Size: 6x6 mm, 0.4pitch)

PIN ASSIGNMENT




Fig. 3: 48-pin QFN Pin Assignment





PIN DESCRIPTION TABLE

Pin Name	Pin No.	Type	Function	Note
OVCB[4:1]	7, 5, 1,	I	Over Current Indicators, active low, for each corresponding downstream	1
	48		facing port. When Global Over-Current Protection mode being selected	
			with PWRB[4] tied to ground, only OVCB[1] is used, and all the other	
			pins should be tied to ground.	
PWRB[3:1]	4, 2,	О	Downstream Device Power Enable, active low, for each corresponding	1
	47		downstream device. When Ganged Power Switching mode being	
			selected, with PWRB[4] tied to ground, only PWRB[1] is used.	
PWRB[4]	8	I/O	When this pin been tied to ground, the Global Over-Current Protection	1
			and Ganged Power Control mode is selected. In this mode, only	
			OCVB[1] and PWRB[1] are effective. Otherwise, it is Downstream	
			Device Power Enable, active low, for the 4 th downstream facing port.	
VD_PLL	9	P	1.8V power for PLL.	
VS_PLL	10	P	Ground for PLL.	
XOUT	11	OSC	12 MHz Crystal Oscillator output	
XIN	12	OSC	12 MHz Crystal Oscillator input.	
VD33	13, 19,	P	3.3V Power	
	32, 41			
DM4	14	UT	The D- pin for the 4 th Downstream Facing Port.	
DP4	15	UT	The D+ pin for the 4 th Downstream Facing Port.	
VSS	6, 16,	P	Ground	
	22, 33			
DM3	17	UT	The D- pin of the 3 rd Downstream Facing Port.	
DP3	18	UT	The D+ pin of the 3 rd Downstream Facing Port.	
DM2	20	UT	The D- pin of the 2 nd Downstream Facing Port.	
DP2	21	UT	The D+ pin of the 2 nd Downstream Facing Port.	
DM1	23	UT	The D- pin of the 1st Downstream Facing Port.	
DP1	24	UT	The D+ pin of the 1st Downstream Facing Port.	
VS_A	25	P	Analog Ground.	
VREG18	26	P	1.8V power output from integrated 3.3V→1.8V regulator – a 10µF	
			decoupling capacitor is required.	
VD3_IN	27	P	3.3V power input for $3.3V \rightarrow 1.8V$ integrated regulator.	

Data Sheet Rev. 1.11



REXT	28		A 2.7K Ω (± 1%) resister should be connected to VS_A to provide					
			internal bias reference.					
VD18	3, 29	P	1.8V Power					
DMU	30	UT	The D- pin of the Upstream Facing Port.					
DPU	31	UT	The D+ pin of the Upstream Facing Port.					
XRSTJ	34	I	External Reset, active low, is an optional source of chip reset signal,					
			beside the build-in Power-On-Reset. The minimum low pulse width is					
			10 μs.					
VBUSM	35	I	The V _{BUS} Monitor of upstream facing port.					
BUS_B	36	I	Bus power indicator, active low, when no local power presented.					
DIS_REG	37	I	Disable internal 5V→3.3V regulator.					
VD5_IN	38	P	5V power input for integrated 5V→3.3V regulator.					
VD33_OUT	39	P	3.3V power output from integrated 5V→3.3V regulator – a 10µF					
			decoupling capacitor is required.					
TEST	40	I	Test Mode Enable should be tied to ground for normal operation.					
DRV	42	I/O	LED Drive Control – when tied to ground, the support of	2				
			PORT_INDICATOR (LED) is disabled; otherwise, together with					
			LED[4:1], it controls the illumination of LED's.					
LED[4:1]	46, 45,	I/O	Port Indicator (LED) Control – one pin for each downstream port. If	2				
	44, 43		tied to ground, it indicates the device attached to the corresponding port					
			is a Non-Removable device and no LED is supported. If connected to the					
			Green LED and Amber LED, it controls their illumination according to					
			the Hub Class Specification.					

Type Abbreviation –

I: Input; O: Output; I/O: Input/Output; P: Power/Ground; UT: USB Transceiver.

Note 1 – Power Control Switch And Over-Current Protection Configuration

Both the power control mode and over-current protection mode are configured by the PWRB[4] pin. To select *Ganged Power Control Mode* and *Global Over-Current Protection Mode*, the PWRB[4] should be tied to ground, as shown on the left part of Fig. 4. In this case, the over-current indicator is sampled by OVCB[1] and the power switch for downstream ports is controlled by PWRB[1]. The rest of the OVCB, 4 to 2, must be tied to ground and the PWRB, 3 and 2, left unconnected. The power switch of



the left part of Fig. 4 is not really necessary, unless power-off downstream devices during hub reset is required. It is only placed here to demonstrate how the PWRB[1] works in this mode.




Fig. 4: Power Control & Over-Current Protection Configuration

For more delicate power management of downstream devices, the *Individual Power Control Mode* and *Individual Over-Current Protection Mode* could be implemented. As depicted by the right part of Fig. 4, two Dual-Channel Power Distribution Switch with current sensing and limiting capability are used. In this configuration, the FE1.1 will automatic recognize that the Individual mode is selected and report to the host as such in the Hub Descriptor Table.

Note 2 – LED Configuration

The supporting of *Port Indicators* – one Green LED and one Amber LED for each downstream port, is optional and could be configured by the DRV pin. If LED is not required, the DRV should be tied to ground to disable this option, as shown in the left part of the following fig. 5. The LED[n] pins could be either left unconnected to denote removable downstream devices, or tied to ground to identify that the corresponding port is attached by a non-removable device, as shown by port 4.

To fully support PORT_INDICATOR as USB Specification Rev. 2.0 defined, the LED's should be connected as the right part of the fig. 5. It is important that the direction of all the LED's must be connected as shown. Otherwise, the Green/Amber light would not function as defined by the USB 2.0 specifications. The maximum load current of each LED is 3mA. The LED[n] pin could also be tied to



ground to indicate that the device attached to port *n* is a non-removable device. If this be case, no LED could be connected to that pin – as demonstrated by port 4.

An optional *Hub Active LED* could be implemented between DRV pin and ground. This light would go on whenever the hub is configured by the host driver, or wake-up from suspend mode. It will go off whenever the hub switch into suspend mode or un-configured by the host.

The LED[1] of the right part of fig. 4 demonstrate that the LED could be omitted without affecting the normal function. That is, the host would still identify this hub as supporting port indicators, the Hub Active LED would illuminate as normal, and the port 1 would not be considered as non-removable.




Fig. 5: Port Indicators And Removable Device Configurations





ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Paramet	er		Syr	nbol	Min.	Max.	Unit
Storage Temperature		TS			-55	+150	°C
Power Supply Voltage		VD:		VD3_IN VD_PLL	-0.5 -0.5 -0.5	+6.0 +4.0 +2.5	V
ESD Human Body Mode					-2000	2000	V
ESD Machine Mode					-200	200	V
Latch Up					-200	200	mA

RECOMMENDED OPERATING RANGES

Parameter			Symbol		Тур.	Max.	Unit
Operating temperature		TA		0		70	$^{\circ}$ C
Operating voltage		VD5_IN VD33 & V VD18 & V	_	4.5 3.0 1.62	5.0 3.3 1.8	5.5 3.6 1.98	V
LOW level voltage of digit	LOW level voltage of digital input			-0.3		0.8	V
HIGH level voltage of digital input		VIH		2.0		5.5	V
Threshold voltage of digita	VTH		1.45	1.58	1.74	V	
Low-to-High level of schmitt-trigger input		VT+		1.44	1.5	1.56	V
High-to-Low level of schm	nitt-trigger input	VT-		0.89	0.94	0.99	V
LOW level voltage of digit	VOL				0.4	V	
HIGH level voltage of digi	VOH		2.4			V	





Power Consumption


DC SUPPLY CURRENT

Supply Curre Symbol		Condition		Тур.	Unit	
	Active ports	Host	Device			
I_suspend		Suspend		500	uA	
		Full-Speed	4x Full-Speed	30	mA	
	4	High-Speed	4x High-Speed	115	mA	
		High-Speed	4x Full-Speed	47	mA	
	3	Full-Speed	3x Full-Speed	30	mA	
Icc		High-Speed	3x High-Speed	98	mA	
		High-Speed	3x Full-Speed	47	mA	
		Full-Speed	2x Full-Speed	30	mA	
	2	High-Speed	2x High-Speed	81	mA	
		High-Speed	2x Full-Speed	47	mA	
		Full-Speed	1x Full-Speed	30	mA	
	1	High-Speed	1x High-Speed	64	mA	
		High-Speed	1x Full-Speed	47	mA	
		Full-Speed		30	mA	
	No active	High-Speed		47	mA	

Note: The power consumption is measured when the bus is in IDLE state – there is no activities other than the Start-Of-Frame (SOF) and INTERRUPT-IN packets for the hub itself on the bus. The peak power consumption varies depending upon the system configuration, type of operations, and over-all bus utilization.




PACKAGE DRAWING I - 48-PIN LQFP





PACKAGE DRAWING II - 48-PIN QFN



تهيهوتوزيعقطعات الكترونيك

TERMINUS TECHNOLOGY INC.
1052, 10F, No. 3-2, YUANQU ST. NANGANG
TAIPEI, TAIWAN, ROC